maintaining the data needed, and c including suggestions for reducing	lection of information is estimated to ompleting and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding an DMB control number.	ion of information. Send comment arters Services, Directorate for Inf	s regarding this burden estimate formation Operations and Reports	or any other aspect of the property of the pro	nis collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE JUL 2007	2. REPORT TYPE			3. DATES COVERED 00-00-2007 to 00-00-2007		
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER		
High mobility p-channel HFETs using strained Sb-based materials				5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER			
6. AUTHOR(S)			5d. PROJECT NUMBER			
			5e. TASK NUMBER			
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Research Laboratory,4555 Overlook Avenue SW,Washington,DC,20375				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAII Approved for publ	ABILITY STATEMENT ic release; distributi	on unlimited				
13. SUPPLEMENTARY NO	TES					
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON	
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	Same as Report (SAR)	2	RESI ONSIBEE I ERSON	

Report Documentation Page

Form Approved OMB No. 0704-0188

High mobility p-channel HFETs using strained Sb-based materials

J.B. Boos, B.R. Bennett, N.A. Papanicolaou, M.G. Ancona, J.G. Champlain, R. Bass and B.V. Shanabrook

Antimonide-based p-channel HFETs with a 0.25 μm gate length have been fabricated with an InAlSb/AlGaSb barrier and a strained In $_{0.41}Ga_{0.59}Sb$ quantum well channel. The modulation-doped material exhibits a Hall mobility of 1020 cm²/V s and a sheet density of 1.6×10^{12} cm². The devices have a maximum DC transconductance of 133 mS/mm and an f_T and f_{max} of 15 and 27 GHz, respectively. These values are the highest reported to date for this material system.

Recently, there has been considerable interest in the potential of III-V FET materials for advanced logic applications which could significantly enhance digital circuit functionality and extend Moore's Law [1]. Sb-based HFETs are attractive candidates for these high-performance logic circuits owing to their high-speed and low-power potential. Sb-based complementary circuits needed for this technology will require p-channel HFETs with high hole mobility. For this purpose, the In_xGa_{1-x}Sb alloy system is attractive since the binary endpoints have the highest bulk hole mobilities of any III-V compound and a significant valence band barrier to enable quantum confinement [2, 3]. This potential can be enhanced by using strain to produce advantageous band splitting as has been exploited to great effect in Si and SiGe pMOSFETs. As work in this direction, we report on the fabrication and characteristics of Sb-based HFETs with an InAlSb/AlGaSb barrier, a strained, high-mobility, p-type In_{0.41}Ga_{0.59}Sb quantum well channel, and no highly-reactive AlSb material within the structure.

InAs 20 Å
In _{0.2} Al _{0.8} Sb 40 Å
Al _{0.7} Ga _{0.3} Sb 100 Å
In _{0.41} Ga _{0.59} Sb 75 Å
Al _{0.7} Ga _{0.3} Sb 210 Å
p-Al _{0.7} Ga _{0.3} Sb 50 Å (Be ~1 x 10 ¹⁸)
Al _{0.7} Ga _{0.3} Sb 1.5 μm
SI GaAs

Fig. 1 Starting MBE material structure

The Sb-based HFET material was grown by molecular beam epitaxy on a semi-insulating (100) GaAs substrate. A 1.5 μm undoped Al_{0.7}Ga_{0.3}Sb buffer layer was used to accommodate the 8% lattice mismatch. A cross-section of the device, showing the material layer design, is given in Fig. 1. Details of the growth procedures will be described elsewhere [4]. Because the In_{0.41}Ga_{0.59}Sb channel layer is grown epitaxially on the relaxed AlGaSb buffer, it will be in a state of biaxial compressive strain. For this particular composition, the strain is about 2%. Modulation doping is achieved using a 5 nm Be-doped Al_{0.7}Ga_{0.3}Sb layer below the channel. The inverted doping scheme was chosen to enhance the capability for future scaling to ultra-thin gate-channel separations. A band diagram of the structure is shown in Fig. 2, where the Al_{0.7}Ga_{0.3}Sb/In_{0.41}Ga_{0.59}Sb valence band offset is 400 meV and the calculated heavy and light hole ground state energies in the well are 40 and 212 meV, respectively, below the valence band edge. The band diagram and energy levels were obtained using an $8 \times 8 \text{ k} \cdot \text{p}$ method as implemented in the 'nextnano³, program that includes the effects of non-parabolicity and strain. The room-temperature Hall mobility and sheet carrier concentration of the starting material for the HFETs reported here were $1020 \text{ cm}^2/\text{V} \text{ s}$ and $1.6 \times 10^{12} \text{ cm}^{-2}$, respectively. In other samples, this design has yielded room temperature Hall mobilities as high as $1500 \text{ cm}^2/\text{V s } [4].$




Fig. 2 p-Channel HFET energy-band diagram

The HFETs were fabricated using Pd/Pt/Au source and drain ohmic contacts which were formed by heat treatment on a hot plate. A TiW/Pt/Au Schottky-gate was then formed using PMMA e-beam lithography and lift-off techniques. The selective etch properties of the InAlSb barrier enabled the use of a gate recess etch through the InAs cap layer prior to gate metal definition. After a Cr/Au overlay metal pattern was formed, device isolation was achieved by wet chemical etching. With this etch, a gate air bridge was formed which extends from the channel to the gate bonding pad.

The drain characteristics obtained for a HFET with a 0.25 µm gate length are shown in Fig. 3. The low-field source-drain resistance at $V_{GS} = -0.4 \text{ V}$ is 7.6 Ω mm. The contact resistance was estimated to be $2\ \Omega mm$ using TLM measurements. The dependence of the transconductance on the gate voltage is shown in Fig. 4. At $V_{DS} = -2.5 \text{ V}$, a maximum transconductance of 133 mS/mm is observed at V_{GS} = -0.05 V, which is the highest reported for this material system. The gate-source diode I-V characteristic exhibits good rectification and a gate current of 2.5 A/cm² at a gate-source bias of 1 V. The use of an MIS approach to reduce the gate current is currently under investigation. A threshold voltage of 0.14 V was measured at $V_{DS}\!=\!-2$ V. The subthreshold slopes at $V_{DS}\!=\!-0.05$ and $-2\,V$ were 114 and 170 mV/dec, respectively. These values are elevated owing to a source-drain leakage current that is also currently under investigation. The S-parameters of the HFETs were measured on-wafer from 1 to 40 GHz. Based on the usual 6 dB/octave slope, a maximum f_T of 15 GHz and f_{max} of 27 GHz were obtained. These values are the first reported for Sb-based p-channel HFETs. The $f_{\rm max}$ should improve with the implementation of a low-gate-metal-resistance T-gate structure. Using a simplified equivalent circuit, a microwave transconductance and output conductance of 130 and 6.5 mS/mm were obtained, respectively, at $V_{DS}\!=\!-3$ V and $V_{GS}\!=\!0$ V. The gate leakage current at this bias condition was 500 nA. Further improvements in high-speed, lowvoltage performance should be possible with a decrease in gate length and a reduction of the contact and access resistances.




Fig. 3 HFET drain characteristics $L_G = 0.25~\mu m,\, L_{DS} = 1.0~\mu m,\, W_G = 28~\mu m,\, V_{GS} = 0.1~V/step$




Fig. 4 HFET transconductance against gate voltage at $V_{DS} = -2.5 V$

Acknowledgment: This work was partially supported by the Office of Naval Research.

© The Institution of Engineering and Technology 2007 4 May 2007

Electronics Letters online no: 20071305

doi: 10.1049/el:20071305

J.B. Boos, B.R. Bennett, N.A. Papanicolaou, M.G. Ancona, J.G. Champlain, R. Bass and B.V. Shanabrook (*Naval Research Laboratory, Washington, DC 20375-5320, USA*)

E-mail: boos@nrl.navy.mil

References

- 1 Chau, R., Datta, S., Doczy, M., Doyle, B., Jin, B., Kavalieros, J., Majumdar, A., Metz, M., and Radosavljevic, M.: 'Benchmarking nanotechnology for high-performance and low-power logic transistor applications', *IEEE Trans. Nanotechnol.*, 2005, 4, (2), pp. 153–158
- 2 Luo, L.F., Longenbach, K.F., and Wang, W.L.: 'p-channel modulation-doped field-effect transistors based on AlSb_{0.9}As_{0.1}/GaSb', *IEEE Electron Device Lett.*, 1990, 11, (12), pp. 567–569
- 3 Klem, J.F., Lott, J.A., Schirber, J.E., Kurtz, S.R., and Lin, S.Y.: 'Strained quantum well modulation-doped InGaSb/AlGaSb structures grown by molecular beam epitaxy', *J. Electron. Mater.*, 1993, 22, (3), pp. 315–318
- 4 Bennett, B.R., Ancona, M.G., Boos, J.B., and Shanabrook, B.V.: 'Mobility enhancement in strained p-InGaSb quantum wells', *Appl. Phys. Lett.*, 2007, 91, pp. 0421xx